· · · · ·								Application Number				
/C' ' ' '					BUR92002001017	SUS1	10/063,214					
' '	INFO	KMATION DISCLOSUR	E CITATION	<u>ر ۲</u>	Applicant(s) Timothy Lehner, et al.							
(Use several sheets if necessary) MAY 0 6 2002					Filing Date		Group Art Unit					
				03/29/02			Group Art Unit					
TRADEMINE U.S. PATENT DOCUMENTS												
•EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DATE  IF APPROPRIATE				
54	)	5,481,484	01/02/96	Ogawa et al.								
		5,535,146	07/09/96	Huang et al.				,				
		5,652,716	07/29/97	Battersby et al.				,				
		5,675,502	10/07/97	Cox								
		5,696,694	12/09/97	Khouja	et al.			7				
		5,706,477	01/06/98	Goto				7				
		5,757,679	05/26/98	Sawai e	t al.							
	5,838,947		11/17/98	Sarin				, <u>.</u>				
	5,920,489		07/06/99	Dibrino				<b>&gt;</b>				
		5,949,983	09/07/99	Baxter								
54		6,005,829	12/21/99	Conn								
- 0	·· · · · · ·			FOREIG	N PATENT DOCUMENTS	<del></del>		<b>r</b>				
	REF DOCUMENT NUMBER		DATE		COUNTRY		SUBCLASS	Trans YES	lation NO			
			ļ									
			:									
		·					•		*			
-				OTHER I	DOCUMENTS (Including A	luthor, Title, 1	Date, Pertinent Pag	ges, Etc.)				
		· Bina Ackalloor, Dines	n Galtonde, "An	Overview o	of Library Characterization processing proce	n in Semi-C	ustom Design"		- J <del>. J</del>			
401	$\mathcal{K}$	5/97 IEEE 1998 Custon	m Integrated Circ	cuits Confe	erence, pp. 305-312							
7	$\rightarrow$	Jerry D. Haves and La	rry Wissel "Reh	avioral M	deling for Timing Noise	and Signal	Integrity Analys	igH .				
' Jerry D. Hayes and Larry Wissel, "Behavioral Modeling for Timing, Noise, and Signal Integrity Analyis" IBM Microelectroinics Division												
examiner and well				DATE CONSIDERED 9/8/2005								
EXAMINE	R: Intel	al if citation considered, whether	or not citation is in c	onformance	with MPEP Section 609: Dra	<del> </del>		conformance	and not			
considered.	Includ	e copy of this form with next com	munication to applic	ant.								
تتن ب	/											

a grant		ATTY DOCKET NO.		SERIAL NO.							
INF	ORMATION DISCLOSURE		BUR920010175US1 10/063,214 APPLICANT(S)								
	(Use several sheets if necess	Min 0.8 S	Timothy Lehner, et al. FILING DATE GROUP								
		12		03/29/02							
TRADE TENT DOCUMENTS											
*EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME		CLASS	SUBCLASS	FILING DATE				
300	6,035,115	03/07/00	Suzuki								
	6,080,201	06/27/00	Hojat, et al.								
	6,102,960	08/15/00	Berman, et al.								
F90	6,110,219	08/29/00	Jiang								
								:			
		:									
						·					
	1	FORE	IGN PATE	NT DOCUMENTS							
	DOCUMENT NUMBER DA		COUNTRY		CLASS SUBCLASS		TRANSLATION YES NO				
				*	·			n			
	·										
		:									
	OTHER DOCUME			Title, Date, Pertinent I		)					
tey	Chandrakasan et al., "I ISBN 0-7803-6001-X, II	Design of High-Pe BEE Order No. P	erformanc C5836, Ch	e Microprocessor Circuits apter 16.3 pp. 338-345	n						
TIP	Jessica Qian, et al., "Modeling the 'Effective Capacitance' for the RC Interconnect of CMOS Gates" December 1994, Volume 13. No. 12, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems pp. 1526-1535										
EXAMINER	DATE CONSIDERED 9/8/2005										
EXAMINER: Initia	al if reference considered, whether of the copy of this form with next comm	or not citation is in counication to applica	onformance	with MPEP 609; Draw line th	rough citation	if not in conform	nance and not				
TO Acres											

Form PTO-A820 (also form PTO-1448)